

## MK114 - FPGA Prototyping by VHDL examples

## MK114 - FPGA Prototyping by VHDL examples

<b>General information</b>	
<b>Module Code</b>	MK114
<b>Unique Identifier</b>	
<b>Module Leader(s)</b>	Prof. Dr. Jetzek, Ulrich (ulrich.jetzek@haw-kiel.de)
<b>Lecturer(s)</b>	Prof. Dr. Jetzek, Ulrich (ulrich.jetzek@haw-kiel.de) Rohrandt, Christian (christian.rohrandt@haw-kiel.de)
<b>Offered in Semester</b>	Sommersemester 2019
<b>Module duration</b>	1 Semester
<b>Occurrence frequency</b>	Regular
<b>Module occurrence</b>	In der Regel im Sommersemester
<b>Language</b>	Englisch
<b>Recommended for international students</b>	Yes
<b>Can be attended with different study programme</b>	No

<b>Curricular relevance (according to examination regulations)</b>
Study Subject: M.Eng. - MET - Elektrische Technologien (PO 2017, V3) Study Specialization: Kommunikationstechnik und Embedded Systems Module type: Wahlmodul Semester: 1, 2
Study Subject: M.Eng. - MET - Elektrische Technologien (PO 2017, V3) Study Specialization: Elektrische Energietechnik Module type: Wahlmodul Semester: 1, 2
Study Subject: M.Eng. - MET - Elektrische Technologien (PO 2017, V3) Study Specialization: Mechatronik Module type: Wahlmodul Semester: 1, 2
Study Subject: M.Sc. - MIE - Information Engineering (PO 2022, V3) Study Specialization: IT Security Module type: Wahlmodul Semester: 1, 2, 3
Study Subject: M.Sc. - MIE - Information Engineering (PO 2022, V3) Study Specialization: Information Technology and Systems Module type: Wahlmodul Semester: 1, 2, 3
Study Subject: M.Sc. - MIE - Information Engineering (PO 2022, V3) Study Specialization: Intelligent Systems Module type: Wahlmodul Semester: 1, 2, 3

<b>Qualification outcome</b>
<i>Areas of Competence: Knowledge and Understanding; Use, application and generation of knowledge; Communication and cooperation; Scientific self-understanding / professionalism.</i>

<p>The students have understood the fundamentals of the Hardware Description Language VHDL. They know the principle how to design combinatorial as well as sequential circuits and how to implement a finite state machine in VHDL. They are able to apply this knowledge to design regular sequential circuits like Counters or shift Registers as well as circuits for finite state machines. The students know how to partition a System into control and data plane and how to implement the corresponding circuits in VHDL. They know how to set up a testbench and are capable of simulating VHDL designs as well as how to set up simple testing circuits to a specific VHDL design on a development board.</p>
<p>Within the lab exercises, the students have the possibility to apply their knowledge by implementing given problems on a development board and to validate their implementation approach.</p>
<p>The students work together in small teams in the lab. Therefore they are capable of structuring lab exercises into different work packages, to discuss and solve problems, which occur throughout the implementation process, within the team and they are able to document their lab exercise results in a systematic and structured way.</p>

<b>Content information</b>	
<b>Content</b>	<ul style="list-style-type: none"> <li>- synthesis of combinational digital circuits</li> <li>- structured VHDL coding</li> <li>- design of digital functions using the VHDL concept of ‚processes‘</li> <li>- design and verification of sequential circuits</li> <li>- design and verification of finite state machines</li> <li>- control and usage of common technical components like UART, FIFO or VGA (graphics).</li> </ul> <p>The different topics will be implemented on the ZED-Board, which is a powerful Xilinx development board equipped with a Zynq System-on-Chip (SoC).</p>
<b>Literature</b>	<ul style="list-style-type: none"> <li>- Jürgen Reichardt, Bernd Schwarz: „VHDL Synthese – Entwurf digitaler Schaltungen und Systeme“, Oldenbourg Verl., 5.Aufl., 2009</li> <li>- Pong P. Chu: “FPGA Prototyping by VHDL-Examples”, Wiley &amp; Sons, 2008</li> </ul>

<b>Teaching formats of the courses</b>	
<b>Teaching format</b>	<b>SWS</b>
Labor	2
Lehrvortrag	2

<b>Workload</b>	
<b>Number of SWS</b>	4 SWS
<b>Credits</b>	5,00 Credits
<b>Contact hours</b>	48 Hours
<b>Self study</b>	102 Hours

<b>Module Examination</b>	
<b>Examination prerequisites according to exam regulations</b>	None
<b>MK114 - Übung</b>	Method of Examination: Übung Weighting: 0% wird angerechnet gem. § 11 Absatz 2 PVO: Yes Graded: No
<b>MK114 - Klausur</b>	Method of Examination: Klausur Duration: 90 Minutes Weighting: 100% wird angerechnet gem. § 11 Absatz 2 PVO: Yes Graded: Yes